基本信息
源码名称:AD9854 入门级示例源码
源码大小:0.37M
文件格式:.zip
开发语言:C/C++
更新时间:2019-07-18
   友情提示:(无需注册或充值,赞助后即可获取资源下载链接)

     嘿,亲!知识可是无价之宝呢,但咱这精心整理的资料也耗费了不少心血呀。小小地破费一下,绝对物超所值哦!如有下载和支付问题,请联系我们QQ(微信同号):813200300

本次赞助数额为: 2 元 
   源码介绍

#include  <msp430x16x.h>
#include "AD9854.h"
#include "key.h"
#include "cryfucns.h"

#define uint unsigned int
#define uchar unsigned char
#define ulong unsigned long

#define us _NOP();_NOP();_NOP();_NOP();_NOP();_NOP();_NOP();_NOP();_NOP();_NOP();
#define data_out P6OUT    //data P6
#define data_in P6IN
#define data_dir P6DIR  
#define add_out P5OUT//add P5
#define add_dir P5DIR
#define ctrl_out P4OUT//ctl P4
#define ctrl_dir P4DIR
#define UDCLK BIT6  
#define WR BIT5
#define RD BIT4
#define FBH BIT3//
#define SK BIT2//
#define SP BIT1//
#define RST BIT0

void init();
void init_9854();
void time_set();
void send_byte(uchar add,uchar data);
uchar read_byte(uchar add);
void delayus(int t);
void set_fre(long int freq);



uchar FTW1,FTW2,FTW3,FTW4,FTW5,FTW6,P_D,REF_CLK,UD_CLK1,UD_CLK2,UD_CLK3,UD_CLK4,OSKS,M_D;


//*************************clk*********************
void time_set()
{
    uchar i;
    BCSCTL1&=~XT2OFF;  //打开XT2振荡器
    do
    {
        IFG1 &= ~OFIFG;                 //清除晶振失败标志
        for (i = 0xFF; i > 0; i--);     //等待8MHz晶体起振
    }
    while ((IFG1 & OFIFG));             //晶振失效标志仍然存在?
    BCSCTL2 |= SELM_2   SELS;           //MCLK和SMCLK选择高频晶振
    IFG1&=~OFIFG;
    //P6DIR |= BIT2;P6OUT |= BIT2;    //关闭电平转换
   // P5OUT &= ~BIT7;
}

void set_fre(long int freq)			  //freq单位是赫兹,用48位寄存器编程控制
{
  unsigned char w[6];	
  //unsigned char i;
  long double fre;
  fre=(double)(freq*1407374.88355328);		//固定频率为2M
  w[0]=(int)(fre/1099511627776.0);
  w[1]=(int)(fre/4294967296.0)%256;
  w[2]=(long int)(fre/16777216.0)%256;
  w[3]=(long int)(fre/65536.0)%256;
  w[4]=(long int)(fre/256.0)%256;
  w[5]=(long int)fre%256;
  send_byte(FTW1_6,w[0]);		
  send_byte(FTW1_5,w[1]);
  send_byte(FTW1_4,w[2]);
  send_byte(FTW1_3,w[3]);
  send_byte(FTW1_2,w[4]);
  send_byte(FTW1_1,w[5]);
  //i=XBYTE[0x8000];   
}

void main(void)
{
  // Stop watchdog timer to prevent time out reset
  WDTCTL = WDTPW   WDTHOLD;
  init();
  init_9854();
  //send_byte(PD,0X00);      //turn to I dac and dig,but still off Q DAC,PD:DC,DC,DC,COMP0,QDAC,DAC,DIG
  ctrl_out &= ~UDCLK;
  
  set_fre(10000000);
  send_byte(OSKI_2,0X0f);          //设置I通道幅度
  send_byte(OSKI_1,0Xff);
        
  send_byte(OSKQ_2,0X0f);          //设置Q通道幅度
  send_byte(OSKQ_1,0Xff);
  
  _NOP();
  ctrl_out |= UDCLK;
  ctrl_out &= ~UDCLK;
  
  send_byte(PAR1_H,0x00);  
  send_byte(PAR1_L,0x00);
  send_byte(PAR2_H,0x00);
  send_byte(PAR2_L,0xff);
  
  ctrl_out |= UDCLK;
  ctrl_out &= ~UDCLK;
  _NOP();
  while(1);
  /*
  set_fre(20000000);
  delayus(100);
  while(1)
 {
  set_fre(20);
  delayus(100);
  set_fre(100);
  delayus(100);
  set_fre(500);
  delayus(100);
  set_fre(1000);
  delayus(100);
  set_fre(5000);
  delayus(100);
  set_fre(10000);
  delayus(100);
  set_fre(50000);
  delayus(100);
  set_fre(100000);
  delayus(100);	 
  set_fre(500000);
  delayus(100);
  set_fre(1000000);
  delayus(100);
  set_fre(5000000);
  delayus(100);
  set_fre(10000000);
  delayus(100);
  set_fre(20000000);
  delayus(100);
  set_fre(30000000);
  delayus(100);
  set_fre(40000000);
  delayus(100);
  set_fre(50000000);
  delayus(100);
 
 }
 */
  /*
  send_byte(FTW1_6,0x15);   //10M
  send_byte(FTW1_5,0x55);
  send_byte(FTW1_4,0x46);
  send_byte(FTW1_3,0x8c);
  send_byte(FTW1_2,0x40);
  send_byte(FTW1_1,0x00);
  */
  /*
  send_byte(FTW1_6,0x02);    //1M
  send_byte(FTW1_5,0x22);
  send_byte(FTW1_4,0x22);
  send_byte(FTW1_3,0x00);
  send_byte(FTW1_2,0x00);
  send_byte(FTW1_1,0x00);
  */
}
  

void init()
{
  time_set();
  data_dir = 0xff;
  add_dir = 0xff;
  ctrl_dir = 0xff;
  ctrl_out = 0x36;   //CP,UDCLK,F/B/H,RST=0;WR,RD,S/P,(O)SK=1; 0 UDCLK:0 WR:1 RD:1, FBH:0 SK:1 SP:1 RST:0  并行模式
}
#define UDCLK BIT6  
#define WR BIT5
#define RD BIT4
#define FBH BIT3//
#define SK BIT2//
#define SP BIT1//
#define RST BIT0//master  reset

void init_9854()
{
  //ctrl_out &= ~RST;
  //delayus(1);
  ctrl_out |= RST;
  delayus(10);
  ctrl_out &= ~RST;
  
  _NOP();
  ctrl_out &= ~UDCLK;
   
  send_byte(MOD,0x02);          //010
  send_byte(REFCLK,0x4A);          //
  send_byte(PD,0x10);          //          
  send_byte(OSK_S,0x60);          //
 
    /* 
  send_byte(REFCLK,0X4a);               //外部晶振为20M,AD9854系统时钟为200M,需10倍频
  delayus(4);
  send_byte(MOD,0x00);
  send_byte(UDCLK_1,0X20);
  delayus(2);
  
  send_byte(PD,0X17);
  send_byte(OSK_S,0X00);
 */
  ctrl_out |= UDCLK;
  _NOP();
  ctrl_out &= ~UDCLK;
}


void send_byte(uchar add,uchar data)
{
  data_dir = 0xff;
  ctrl_out |= WR;
  add_out = add;
  _NOP();          //add one nop
  ctrl_out &= ~WR;
  data_out = data;
  _NOP();          //add one nop
  ctrl_out |= WR;
  delayus(1);
}


uchar read_byte(uchar add)
{
  uchar dat;
  data_dir = 0x00;
  ctrl_out |= RD;
  add_out = add;
  //_NOP();       //newadd
  ctrl_out &= ~RD;
  _NOP();
  dat = data_in;
  ctrl_out |= RD;
  return dat;
}



void delayus(int t)
{
  while(t--)
    us;
}